Renesas Electronics /R7FA6M2AF /ICU /NMIER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as NMIER

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)IWDTEN 0 (0)WDTEN 0 (0)LVD1EN 0 (0)LVD2EN 0 (0)OSTEN 0 (0)NMIEN 0 (0)RPEEN 0 (0)RECCEN 0 (0)BUSSEN 0 (0)BUSMEN 0 (0)SPEEN

RECCEN=0, RPEEN=0, BUSSEN=0, NMIEN=0, SPEEN=0, LVD1EN=0, WDTEN=0, IWDTEN=0, LVD2EN=0, OSTEN=0, BUSMEN=0

Description

Non-Maskable Interrupt Enable Register

Fields

IWDTEN

IWDT Underflow/Refresh Error Interrupt Enable

0 (0): IWDT underflow/refresh error interrupt is disabled.

1 (1): IWDT underflow/refresh error interrupt is enabled.

WDTEN

WDT Underflow/Refresh Error Interrupt Enable

0 (0): WDT underflow/refresh error interrupt is disabled.

1 (1): WDT underflow/refresh error interrupt is enabled.

LVD1EN

Voltage-Monitoring 1 Interrupt Enable

0 (0): Voltage-monitoring 1 interrupt is disabled.

1 (1): Voltage-monitoring 1 interrupt is enabled.

LVD2EN

Voltage-Monitoring 2 Interrupt Enable

0 (0): Voltage-monitoring 2 interrupt is disabled.

1 (1): Voltage-monitoring 2 interrupt is enabled.

OSTEN

Oscillation Stop Detection Interrupt Enable

0 (0): Oscillation stop detection interrupt is disabled.

1 (1): Oscillation stop detection interrupt is enabled.

NMIEN

NMI Pin Interrupt Enable

0 (0): NMI pin interrupt is disabled.

1 (1): NMI pin interrupt is enabled.

RPEEN

RAM Parity Error Interrupt Enable

0 (0): RAM Parity Error interrupt is disabled.

1 (1): RAM Parity Error interrupt is enabled.

RECCEN

RAM ECC Error Interrupt Enable

0 (0): RAM ECC Error interrupt is disabled.

1 (1): RAM ECC Error interrupt is enabled.

BUSSEN

MPU Bus Slave Error Interrupt Enable

0 (0): MPU Bus Slave Error interrupt is disabled.

1 (1): MPU Bus Slave Error interrupt is enabled.

BUSMEN

MPU Bus Master Error Interrupt Enable

0 (0): MPU Bus Master Error interrupt is disabled.

1 (1): MPU Bus Master Error interrupt is enabled.

SPEEN

MPU Stack Error Interrupt Enable

0 (0): MPU Stack Error interrupt is disabled.

1 (1): MPU Stack Error interrupt is enabled.

Links

()